亚森江·吾甫尔;买买提明·艾尼;买买提热夏提·买买提;阿布都艾则孜·阿布来提;

• 1:新疆大学机械工程学院
• 2:新疆大学物理科学与技术学院

摘要(Abstract)：

不断缩小半导体器件尺寸将引起二氧化硅绝缘层厚度逐渐地减薄,从而导致从栅极泄漏到衬底的栅极漏电流的明显增加,这制约了MOSFET性能的提升.为了进一步了解采用高k电介质材料增强MOSFET性能的物理机制,本文通过采用基于非平衡格林函数的数值模拟方法,探讨了高k电介质材料及其等效厚度对于短沟道双栅极MOSFET性能的影响.模拟结果表明,高k材料介电常数的增加或等效氧化层厚度(EOT)的减小均将引起沟道区域能量势垒高度的减小,从而导致沟道电子数密度的增加而使漏极电流增加.因此,采用高k电介质材料为绝缘膜可有效地束缚栅极漏电流,从而提高短沟道双栅极MOSFET的性能.

关键词(KeyWords)： 器件性能;高k;漏电流;双栅MOSFET

Abstract:

Keywords:

基金项目(Foundation): 国家自然科学基金(61366001,61464010)

作者(Author): 亚森江·吾甫尔;买买提明·艾尼;买买提热夏提·买买提;阿布都艾则孜·阿布来提;

Email:

参考文献(References)：

• [1]肖德元,夏青,陈国庆.MOSFET器件回顾与展望(上)[J].半导体技术,2006,31:805.
• [2]A M Ionescu,H Riel.Tunnel field-e?ect transistors as energy-e?cient electronic switches[J].Nature,2011,479(7373):329.
• [3]王晓艳,张鹤鸣,宋建军,等.应变Si/(001)Si1-xGex电子迁移率[J].物理学报,2011,60(7):618.
• [4]H Iwai.Roadmap for 22 nm and beyond[J].Microelectronic Engineering,2009,86(7-9):1520.
• [5]S Samia,D Bouaza.High dielectric permittivity impact on SOI Double-Gate Mosfet[J].Microelectronic Engineering,2013,112(0):213.
• [6]樊进,柯导明,薛峰,等.高k栅MOSFET栅–源/漏寄生电容的半解析模型[J].中国科学:信息科学,2014,7:931.
• [7]J Robertson.Maximizing performance for higher K gate dielectrics[J].Journal of Applied Physics,2008,104(12):124111.
• [8]D Nirmal,P V Kumar,D Joy,et al.Nanoscale tri gate MOSFET for ultra low power applications using high-k dielectrics[C].Nanoelectronics Conference(INEC),2013 IEEE 5th International IEEE,2013:12.
• [9]S K Pati,H Pardeshi,G Raj,et al.Impact of gate length and barrier thickness on performance of In P/In Ga As based Double Gate Metal–Oxide-Semiconductor Heterostructure Field-E?ect Transistor(DG MOS-HFET)[J].Superlattices and Microstructures,2013,55:8.
• [10]M S Lundstrom,D A Antoniadis.Compact Models and the Physics of Nanoscale FETs[J].IEEE Transactions on Electron Devices,2014,61(1):225.
• [11]T Dutta,Q Rafhay,R Clerc,et al.Origins of the short channel e?ects increase in III-V n MOSFET technologies[C].Ultimate Integration on Silicon(ULIS),2012 13th International Conference on,IEEE,2012:25.
• [12]Nano MOS Available from:http://www.nanohub.org/.
• [13]Z Ren,R Venugopal,S Goasguen,et al.nano MOS 2.5:A two-dimensional simulator for quantum transport in double-gate MOSFETs[J].Electron Devices,IEEE Transactions on,2003,50(9):1914.
• [14]S Slimani,B Djellouli.The Impact of High Dielectric Permittivity of 2-D Numerical Modeling Nanoscale SOI DoubleGate Mosfet Using Nextnano Simulator[C].CENICS 2011,The Fourth International Conference on Advances in Circuits,Electronics and Micro-electronics,2011,38.
• [15]S Mohapatra,K Pradhan,P Sahu.Influence of High-k Gate Dielectric on Nanoscale DG-MOSFET[J].International Journal of Advanced Science&Technology,2014,65.
• [16]A Huang,P K Chu,Z Yang.Hafnium-based high-k gate dielectrics[C].Advances in Solid State Circuit Technologies.Shanghai,China:INTECH Open Access Publisher,2010,333.
• [17]E Gusev,D Buchanan,E Cartier,et al.Ultrathin high-K gate stacks for advanced CMOS devices[C].Electron Devices Meeting,2001,IEDM’01 Technical Digest International IEEE,2001:20,1.
• [18]A Rahman,J Guo,S Datta,et al.Theory of ballistic nanotransistors[J].Electron Devices,IEEE Transactions on,2003,50(9):1853.